INTEGRATED CIRCUITS

DATA SHEET

74LV107

Dual JK flip-flop with reset; negative-edge trigger

Product specification Supersedes data of 1997 Feb 03 IC24 Data Handbook





Dual JK flip-flop with reset; negative-edge trigger

74LV107

FEATURES

- Wide operating: 1.0 to 5.5 V
- Optimized for low voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between V_{CC} = 2.7 V and V_{CC} = 3.6 V
- Typical V_{OLP} (output ground bounce) < 0.8 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2 V at V_{CC} = 3.3 V, $T_{amb} = 25^{\circ}C$
- Output capability: standard
- I_{CC} category: flip-flops

DESCRIPTION

The 74LV107 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC/HCT107.

The 74LV107 is a dual negative-edge triggered JK-type flip-flop featuring individual J, K, clock ($n\overline{CP}$) and reset ($n\overline{R}$) inputs; also complementary Q and \overline{Q} outputs.

The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation.

The reset $(n\overline{R})$ is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the Q output LOW and the \overline{Q} output HIGH.

Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay nCP to nQ nCP to nQ nR to nQ, nQ	C _L = 15 pF; V _{CC} = 3.3 V	15 15 15	ns
f _{max}	Maximum clock frequency		77	MHz
C _I	Input capacitance		3.5	pF
C _{PD}	Power dissipation capacitance per flip-flop	$V_I = GND \text{ to } V_{CC}^1$	30	pF

NOTE:


 P_D is used to determine the dynamic power disciplant. $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$ where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; C_C = supply voltage in V;

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
14-Pin Plastic DIL	-40°C to +125°C	74LV107 N	74LV107 N	SOT27-1
14-Pin Plastic SO	–40°C to +125°C	74LV107 D	74LV107 D	SOT108-1
14-Pin Plastic SSOP Type II	–40°C to +125°C	74LV107 DB	74LV107 DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV107 PW	74LV107PW DH	SOT402-1

PIN CONFIGURATION



PIN DESCRIPTION


PIN NUMBER	SYMBOL	FUNCTION									
1, 8, 4, 11	1J, 2J, 1K, 2K	Synchronous inputs; flip-flops 1 and 2									
2, 6	1Q, 2Q	Complement flip-flop outputs									
3, 5	1Q, 2Q	True flip-flop outputs									
7	GND	Ground (0 V)									
12, 9	1 CP , 2 CP	Clock input (HIGH-to-LOW, edge-triggered)									
13, 10	1R, 2R	Asynchronous reset inputs (active LOW)									
14	V _{CC}	Positive supply voltage									

^{1.} C_{PD} is used to determine the dynamic power dissipation (P_D in μW)


Dual JK flip-flop with reset; negative-edge trigger

74LV107


LOGIC SYMBOL




LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



1998 Apr 20 3

Dual JK flip-flop with reset; negative-edge trigger

74LV107

FUNCTION TABLE

OPERATING MODES		INP	оиті	PUTS		
OPERATING MODES	n₹	nCP	nJ	nK	nQ	nQ
Asynchronous reset	L	Х	Х	Х	L	Н
Toggle	Н	\downarrow	h	h	q	q
Load "0" (reset)	Н	↓ ↓	1	h	L	Н
Load "1" (set)	Н	↓ ↓	h	l l	Н	L
Hold "no change"	Н	\downarrow	l l	I	q	q

NOTES:

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW CP transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW CP transition

q = lower case letters indicate the state of the referenced output one set-up time prior to the HIGH-to-LOW CP transition.

X = don't care

 \downarrow = HIGH-to-LOW CP transition

ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0V).

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
± I _{IK}	DC input diode current	$V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5V$	20	mA
± I _{OK}	DC output diode current	$V_{O} < -0.5 \text{ or } V_{O} > V_{CC} + 0.5V$	50	mA
± I _O	DC output source or sink current – standard outputs	$-0.5V < V_O < V_{CC} + 0.5V$	25	mA
± I _{GND} , ± I _{CC}	DC V _{CC} or GND current for types with – standard outputs		50	mA
T _{stg}	Storage temperature range		-65 to +150	°C
P _{TOT}	Power dissipation per package – plastic DIL – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CC}	DC supply voltage	See Note 1	1.0	3.3	5.5	V
VI	Input voltage		0	_	V _{CC}	V
Vo	Output voltage		0	_	V _{CC}	V
T _{amb}	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t _r , t _f	Input rise and fall times except for Schmitt-trigger inputs	$V_{CC} = 1.0V \text{ to } 2.0V$ $V_{CC} = 2.0V \text{ to } 2.7V$ $V_{CC} = 2.7V \text{ to } 3.6V$ $V_{CC} = 3.6V \text{ to } 5.5V$	- - - -	- - - -	500 200 100 50	ns/V

NOTE:

^{1.} Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

^{2.} The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{1.} The LV is guaranteed to function down to $V_{CC} = 1.0V$ (input levels GND or V_{CC}); DC characteristics are guaranteed from $V_{CC} = 1.2V$ to $V_{CC} = 5.5V$.

Dual JK flip-flop with reset; negative-edge trigger

74LV107

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	-40	°C to +8	5°C	-40°C to	+125°C	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	1
		V _{CC} = 1.2 V	0.9			0.9		
VIH	HIGH level Input	V _{CC} = 2.0 V	1.4			1.4		
VIН	voltage	V _{CC} = 2.7 to 3.6 V	2.0			2.0] `
		$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$	0.7 * V _{CC}			0.7 * V _{CC}		
		V _{CC} = 1.2 V			0.3		0.3	
V_{IL}	LOW level Input	V _{CC} = 2.0 V			0.6		0.6	V
· IL	voltage	V _{CC} = 2.7 to 3.6 V			0.8		0.8] `
		V _{CC} = 4.5 to 5.5			0.3 * V _{CC}		0.3 * V _{CC}	
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu\text{A}$		1.2				1
	HIGH level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	1.8	2.0		1.8		1
V_{OH}	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100 \mu\text{A}$	2.5	2.7		2.5		V
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu\text{A}$	2.8	3.0		2.8		
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 100 \mu A$	4.3	4.5		4.3		
V _{OH}	HIGH level output voltage;	$V_{CC} = 3.0 \text{ V}; V_{I} = V_{IH} \text{ or } V_{IL;} -I_{O} = 6\text{mA}$	2.40	2.82		2.20		
- 011	STANDARD outputs	$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 12\text{mA}$	3.60	4.20		3.50		
		$V_{CC} = 1.2 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0				
	LOW level output	$V_{CC} = 2.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V_{OL}	voltage; all outputs	$V_{CC} = 2.7 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	V
		$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
		$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$		0	0.2		0.2	
V _{OL}	LOW level output voltage;	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6\text{mA}$		0.25	0.40		0.50	
VOL	STANDARD outputs	$V_{CC} = 4.5 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 12\text{mA}$		0.35	0.55		0.65] `
II	Input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$			1.0		1.0	μΑ
I _{CC}	Quiescent supply current; flip-flops	$V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$			20.0		80	μА
Δl _{CC}	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V; } V_{I} = V_{CC} - 0.6 \text{ V}$			500		850	μА

NOTE

AC CHARACTERISTICS

 $\label{eq:gnd} \text{GND} = \text{0V; } t_{\text{r}} = t_{\text{f}} \leq \text{2.5ns; } C_{\text{L}} = \text{50pF; } R_{\text{L}} = \text{1K}\Omega$

			CONDITION		·	LIMITS																			
SYMBOL	PARAMETER	WAVEFORM	CONDITION	–40 to +85 °C			–40 to ⊦	UNIT																	
			V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX																	
		1.2		95																					
		ppagation delay F to nQ, nQ Figures 1, 2	2.0		32	44		56																	
t _{PHL} /t _{PLH}	Propagation delay		2.7		24	33		41	ns																
nor to ha, ha						1 1	1	1				, i					ı İ			3.0 to 3.6		18 ²	26		33
			4.5 to 5.5			22		28																	

1998 Apr 20 5

^{1.} All typical values are measured at $T_{amb} = 25$ °C.

Dual JK flip-flop with reset; negative-edge trigger

74LV107

AC CHARACTERISTICS (Continued)

 $GND = 0V; \, t_r = t_f \leq 2.5 ns; \, C_L = 50 pF; \, R_L = 1 K\Omega$

SYMBOL	PARAMETER	WAVEFORM	CONDITION	-4	40 to +85	°C	-40 to +125 °C		UNIT	
STIVIDUL	PARAMETER	WAVEFORW	V _{CC} (V)	MIN	TYP ¹	MAX	MIN	MAX	UNII	
			1.2		95					
			2.0		32	44		56		
t _{PHL} /t _{PLH}	Propagation delay nR to nQ, nQ	Figures 1, 2	2.7		24	33		41	ns	
	The to ha, ha		3.0 to 3.6		18 ²	26		33		
			4.5 to 5.5			22		28		
			2.0	34	14		41			
	Clock pulse width	Figure 2	2.7	25	10		30		20	
t _W	HIGH or LOW	Figure 2	3.0 to 3.6	20	8 ²		24		ns	
			4.5 to 5.5	15			18			
			2.0	34	14		41			
	Reset pulse width	Figure 2	2.7	25	10		30		20	
t_{W}	LOW	Figure 2	3.0 to 3.6	20	8 ²		24		ns	
			4.5 to 5.5	15						
			1.2		35					
Removal time			2.0	24	12		29			
t _{rem}	Removal time	Figure 2	2.7	18	9		21		ns	
			3.0 to 3.6	14	7 ²		17			
			4.5 to 5.5	11			14			
			1.2		40					
			2.0	26	14		31			
t _{su}	Set-up time nJ, nK to CP	Figure 1	2.7	19	10		23		ns	
	110, 1110 01		3.0 to 3.6	15	8 ²		18			
			4.5 to 5.5	12			15			
			1.2		-10					
			2.0	5	-3		5			
t _h	Hold time nJ, nK to CP	Figure 1	2.7	5	-2		5		ns	
	110, 111(10 01		3.0 to 3.6	5	-2 ²		5			
			4.5 to 5.5	5			5			
			2.0	14	40		12			
4	Maximum clock	Figure 4	2.7	19	58	1	16		NAI 1	
f _{max}	pulse frequency	Figure 1 —	3.0 to 3.6	24	70 ²		20		MHz	
			4.5 to 5.5	30			24			

NOTES:

^{1.} Unless otherwise stated, all typical values are measured at T_{amb} = 25°C 2. Typical values are measured at V_{CC} = 3.3 V.

Dual JK flip-flop with reset; negative-edge trigger

74LV107

AC WAVEFORMS

$$\begin{split} &V_M = 1.5 \text{ V at } V_{CC} \geq 2.7 \text{ V and} \leq 3.6 \text{ V}; \\ &V_M = 0.5 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V and} \geq 4.5 \text{ V}; \end{split}$$

 $\mbox{V}_{\mbox{OL}}$ and $\mbox{V}_{\mbox{OH}}$ are the typical output voltage drop that occur with the output load.




Figure 1. Clock (nCP) to output (nQ, nQ) propagation delays, the clock pulse width, the J and K to nCP set-up and hold times and the maximum clock pulse frequency.




Figure 2. Reset $(n\overline{R})$ input to output $(nQ, n\overline{Q})$ propagation delays, the reset pulse width and the $n\overline{R}$ to $n\overline{CP}$ removal time.

TEST CIRCUIT





Figure 3. Load circuitry for switching times.

Dual JK flip-flop with reset; negative-edge trigger

74LV107

DIP14: plastic dual in-line package; 14 leads (300 mil)

SOT27-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA			92-11-17 95-03-11

Dual JK flip-flop with reset; negative-edge trigger

74LV107

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Ø	٧	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	1 // // // //	0.0098 0.0039		0.01		0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT108-1	076E06S	MS-012AB				91-08-13 95-01-23	


Product specification Philips Semiconductors

Dual JK flip-flop with reset; negative-edge trigger

74LV107

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	e	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT337-1		MO-150AB				-95-02-04 96-01-18


Dual JK flip-flop with reset; negative-edge trigger


74LV107


TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm


SOT402-1











DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	١
SOT402-1		MO-153				-94-07-12 95-04-04	

Dual JK flip-flop with reset; negative-edge trigger

74LV107

DEFINITIONS							
Data Sheet Identification	Product Status	Definition					
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifical may change in any manner without notice.					
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.					
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.					

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 05-96

Document order number: 9397-750-04416

Let's make things better.

Philips Semiconductors



